Return to Homepage
Applications Engineer

Job Description: Work with a diverse and leading edge client-base assisting in the development of deep submicron (0.25u and below) ASICs using state of the art tools and methodologies. Support customers in performing static timing analysis, clock tree planning and implementation, design for testability and JTAG. Work with customers on the leading edge of ASIC technology. Present designs range from 750k gates to 3M gates, with the leading technology capable of handling 12M gates!

Knowledge of ASIC design, design for test methodologies, shell and/or perl scripting beneficial. Ideal candidates will possess a good mix of design knowledge, interpersonal skills and problem solving abilities. Limited travel within the US may be required.

Salary: US$55-100k, depending on experience. Salaried, exempt position. Competitive benefit package. Relocation available.

Our standards are high, but if you feel this is the type of environment and challenge you've been looking for, please contact us and we'll take the next step.

Direct inquiries to:
Teresa Seward
Silicon Engineering, Inc.
269 Mt. Hermon Road, Suite 207
Scotts Valley, CA 95066

fax: 408-438-8509
email: tseward@sei.com

Silicon Engineering is an Equal Opportunity Employer

 

 
work environment        community        job listings
    Copyright © 2000 Creative ATC